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Abstract 
We have achieved 21.2% efficiency, and 670 mV open-circuit voltage(calibrated in Fraunhofer ISE) of n-type rear junction(RJ) 
PERT (Passivated Emitter Rear Totally-diffused) solar cell with plated Ni/Ag contacts, Al2O3 rear passivation, and screen-printed 
local Al BSF on industrial 180μm-thickness 6-inch n-type Czochralski (Cz) single crystalline silicon wafer. Also 21.0% 
efficiency and 669 mV open-circuit voltages was achieved with 125μm-thickness wafer. Effects of borosilicateglass (BSG) 
deposited by APCVD in different B2H6 gas flow rate and the influence of O2 addition during furnace tube anneal were studied in 
terms of not only boron emitter quality but also impact on the cell Voc and FF. We found that, at fixed diffusion temperature, 
surface boron concentration could be controlled mainly by changing B2H6 flow rate during BSG deposition by APCVD and 
subsidiary by O2 addition in the tube furnace anneal. Additionally, as risks of n-type mass production, the 6” n-type wafer quality 
deviation issue and thin wafer related process issues were discussed.  
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1. Introduction 
N-type PERT cells have been studied and under production in many groups, at least 4 of them showed cell 
efficiency over 21% so far [1]. N-type front-junction PERT (n-FJ-PERT) is the only cell structure that is under 
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mass-production, however, 3 companies/institutes have passed the 21% mark with n-type rear-junction PERT cell 
structure (n-RJ-PERT).[5][6] N-type RJ-PERT cell has higher Voc potential because emitter region is far from the 
front and bulk region, at which most of the carrier is generated. Also the fabrication process is remarkably similar to 
that of industrial p-type PERC, which enables cell makers to produce highly-efficient n-type solar cells with 
minimal upgrades into p-type PERC production lines. Therefore, n-RJ-PERT structure is very attractive candidate as 
a structure of highly efficient n-type solar cell with reasonable cost. 
Major process improvements of 6-inch n-type rear junction PERT (Passivated Emitter Rear Totally-diffused) 
solar cell and characteristics comparison according to the thickness of wafer will be discussed in this paper. In detail, 
we have investigated the effect of wafer quality, boron emitter fabrication conditions, and process failure 
phenomena when thin wafer was employed. 
2. N-type rear junction PERT solar cell fabrication process  
N-type rear junction PERT cell that is depicted in Fig. 1 was fabricated with large-area (6”, 239 cm2), 
commercial-grade, phosphorous-doped Czochralski silicon wafers using thicknesses of 180μm and 125μm. Process 
sequence of n-RJ-PERT solar cells is shown in Fig.1. To fabricate boron emitter, industrially feasible process such 
as tube furnace diffusion of borosilicate-glass (BSG) deposited by APCVD was applied. BSG was removed by HF 
solution and BRL (Boron Rich Layer) was also removed by HF and HNO3 solution. After POCl3 process and PSG 
removal, low-temperature thermal oxidation and SiNX deposition by plasma-enhanced chemical vapor deposition 
(PECVD) were carried out for front side passivation. Wet cleaning was done to remove contaminant on the rear side 
and then, rear dielectric layers (Al2O3 and SiOxNy) were consecutively stacked on the rear side by atomic layer 
deposition (ALD) and PECVD. After locally ablating the rear dielectric stack with pico second-laser, we apply the 
LDSE (laser-doped selective emitter) process [7]on the front to simultaneously open the front dielectric and to form 
selectively heavy-doped region. Rear side metallization was performed with screen-printing and firing Al electrode. 
Front side electrodes are fabricated with light-induced plating (LIP). The samples were dipped in a mild HF solution 
(less than 0.1% m/m) and passed through LIP plating process to create either nickel–silver (Ni/Ag) with the finger 
width about 30ȝm.[8][9] 
 
 
Fig. 1. (a) Schematic of n-type rear junction PERT cell, (b) The process sequence 
Boron emitters formed in different condition were evaluated by J0e of QSSPC results using symmetric test 
structure. Boron doping profile was measured by electrochemical capacitance voltage (ECV). In addition, Light IV 
and EQE measurement were done for the cell characterization. 
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3. Boron emitter improvement with APCVD process 
APCVD process tool receive attention thanks to simple structure, small resistance variation and low operation 
cost due to no needs of vacuum technology. Also, APCVD could simplify doping process by applying boron-
phosphorus codiffusion.  
Rear-side boron emitter of n-RJ-PERT cells was fabricated with BSG layer deposited by APCVD, which is 
annealed in the tube furnace over 900qC under nitrogen and oxygen atmosphere. To extract major parameter that can 
control boron doping profiles and improve recombination characteristics, we studied the effect of gas compositions 
during the BSG deposition and the tube furnace diffusion atmospheres on the boron emitter quality. 
3.1. Parametric study on the BSG deposition with APCVD 
We chose APCVD in order to fabricate boron emitter of n-RJ-PERT solar cells. Our APCVD has three 
deposition zones to deposit BSG and non-doped SiOx capping layers. (Fist zone for BSG, Second-third zone for 
non-doped SiOX) 
B2H6 of 5% concentration in N2 and gases of O2 and SiH4 were used to deposit BSG. Same gases except B2H6 
were used to deposit non-doped SiOX. B2H6 and SiH4 react with O2 following the equation.[10] SiO2 and B2O3 
mixture form a layer of borosilicate glass (BSG) on the silicon surface.[10] 
 
B2H6 + 3O2 Æ B2O3 + 3H2O                                                                                  (1) 
SiH4 + O2 Æ SiO2 + 2H2                                                                                     (2) 
 
 To observe the effect of changing the boron dopant dose on the emitter recombination current density (J0e), B2H6 
and O2 gas flow rate during BSG deposition on both sides was changed. After tube diffusion at 920Ȕ, BSG and 
BRL were removed by HF and HNO3-HF solution respectively. Al2O3 deposited by ALD and SiOxNy deposited by 
PECVD were deposited consecutively with the same condition of cell fabrication process. J0e was measured by 
Quasi-Steady-State PhotoConductance (QSSPC) and compared after belt furnace annealing as shown in Fig. 2.  
Fig. 2. Comparison BSG deposition condition by changing B2H6 and O2 flow rate.  
(a)Emitter saturation current density(J0e),(b) surface boron concentration. 
 
The BSG deposition condition of lower B2H6 and higher O2 gas flow rate showed improved J0e. The boron 
emitter with the lower J0e also showed the lower surface boron concentration as depicted in Fig.2 (b). Although O2 
gas flow rate also gave an effect to change surface boron concentration, J0e was not noticeably affected than that of 
the B2H6 gas flow rate in the tested range. From these results, boron emitter recombination characteristics and 
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concentration profile as a function of depth can be controlled mainly by B2H6 gas flow rate during the BSG 
deposition by APCVD. 
Although the boron emitter with low B2H6 gas flow rate showed improved recombination characteristics, the 
sheet resistance of the boron emitter layer showed much higher sheet resistance between 100 ~ 400 ohm/sq. 
Therefore, the cell I-V characteristics adopting improved boron emitter had to be investigated for the concern of fill 
factor deterioration. The mark of A-B-C-D in Fig.2.(a) is the gas composition of BSG deposition for cell fabrication. 
Contrary to the n-type front junction cells, boron emitter with low surface concentration (<1019cm-3) do not 
decreased contact resistance between Al electrode and boron emitter and fill factor(~80%) in rear junction PERT 
cells even with boron emitter of sheet resistance over 300 ohm/sq. However, the Voc improvement trend was 
saturated and the fill factor decrease when the boron surface concentration approaches 1018 cm-3. 
 
Fig. 3 Light IV results of  n-RJ-PERT solar cell  by different boron flow rate.  
(a) FF, (b) Voc, (c) Boron doping profiles measured by ECV. 
3.2. Effects of gas atmosphere for tube anneal on boron emitter 
Boron ions have to be diffused into Si bulk to form boron emitter layer by the tube furnace diffusion process. Gas 
composition and thermal budget in the tube furnace diffusion process was also changed to improve Voc. 
Additionally, J0e was significantly diminished when the O2 gas was applied. The diffusion temperature is known to 
determine J0e by changing level of boron solubility in silicon.[11][12] Moreover, additional O2 can decrease the 
surface boron concentration. 
N-type rear junction PERT cells with boron emitter applying different gas composition and diffusion time were 
fabricated to observe the effect on the Voc as shown in Fig 4. Additional O2 gas flow increased Voc significantly, 
which is attributed to the decreased surface recombination by reducing surface dopant concentration. Additional O2 
into N2 that grows the silicon oxide layer at the interface between silicon and BSG could not only reduce inactive 
dopant but also decrease surface dopant concentration, since the solubility of boron in SiO2 is larger than in silicon. 
Therefore, boron dopants in Si can be diffused out to SiO2[13] This was well supported by ECV result in Fig. 4 (b). 
Further increment of the diffusion time increased the emitter depth, Isc and cell efficiency.  
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Fig. 4 Effect of gas atmosphere and diffusion time on I-V parameters. 
(a) Voc . (b) Boron doping profile measured by ECV after tube anneal. 
So far, J0e of boron emitter was improved to 31fA/cm2 when surface boron concentration was about 6 x 1019cm-3, 
which is much lower than solubility limit of boron. The further Voc improvement is expected by the reason that Voc 
over 670mV was accomplished with boron emitter of J0e about 70fA/cm2.  
4. N-type wafer quality, thickness  
4.1. 6”T G wafer quality 
Fig. 5 Comparison of photoluminescence on the n-type wafers with different suppliers and base resistivity. 
It is well known that the resistivity spreading characteristics of n-type wafer in the single ingot is much larger 
than that of p-type wafers, which affect to the cell I-V characteristics.[14][15] Bulk quality comes more important 
when rear junction structure is adopted, because photo-generated carriers can recombine at the bulk defects when 
they move to the p-n junction situated in the rear side.[16] As shown in Fig.5, photoluminescence characteristics 
were significantly diversified according to the n-type wafer makers and the base resistivity. Generally PL count that 
is proportional to the minority carrier lifetime increases as base resistivity is increased, which is similar with the 
results of supplied B group. However, the product of supplier A group showed the contrary characteristics. 7.3ȍ·cm-
resistivity wafer showed the lower PL count even resistivity was higher than 1.8ȍ·cm.  
Cell efficiency deviation of at least 0.2%p was observed by n-type wafers quality. The minority carrier lifetime of 
n-type wafer was typically known over 1ms, however, that of commercial 6” n-type wafer we tested was between 
0.5~1ms. These wafer quality issues of 6-inch n-type wafer might raise the n-type wafer cost. In this study, minority 
carrier lifetime of about 0.8ms was used to make all the experiments.  
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4.2. Wafer thickness related issues 
Wafer cost accounts for at least 30% of cell material cost, which takes the highest portion. To develop cost 
competitive solar cells, thinner wafers are under consideration in this study. Considering the limit of cell thickness 
in the alternative modulation technology is around 100μm as suggested by ITRPV 2014[17], we fabricated solar 
cells with 145μm-thick wafers that leads to 125μm-thick n-type rear junction cells so far. Another limitation of 
decreasing the wafer thickness is the cost that does not decrease according to the thickness. Considering the cost of 
mono-crystalline Si wafer is about $1.2 in the ’15 Q1, several wafer makers are suggesting that the wafer cost will 
decrease less than $0.02 per 10μm thickness decrement.  
In the view of cell fabrication process, there were no troubles in thin film deposition such as commercial PECVD, 
ALD and APCVD. However, the wafer breakage occurred mostly in the wet chemical process and metallization. 
When using conventional batch type wet chemical process boat, thin wafers tend to bend and to adhere each other at 
the center. Consequently, attached wafers showed the contamination problems. To prevent this, optimum boat 
design of increased gap between wafers or in-line type tools would be needed. 
Another issue was severe bowing after sintering of Al electrode, which resulted in breakage during the sintering, 
inspection or afterward processes such as modulation. To minimize bowing problems, decreasing thickness or 
adopting H pattern of Al would be needed to address this issue. 
4.3. Champion cell results 
180 μm and 125 μm cells were prepared using the bare wafer thickness of 200 μm and 145 μm each. Front and 
rear contact thickness was excluded in the cell thickness shown in Table 1. N-type-RJ-PERT cells with conventional 
wafer thickness (180μm) showed 21.2% with Voc over 670mV. 125 Pm-thick n-type-RJ-PERT cell showed the 
efficiency of 20.8 % using the same fabrication processes with the cells of thickness 180 μm.  













180 ȝm 670.4 9.38 39.29 80.4 21.18 Cal. by Fraunhofer ISE 
125 ȝm 668.4 9.29 38.92 79.8 20.75 Cal. by Fraunhofer ISE 
125 ȝm 669.4 9.33 39.06 80.2 20.96 In-house measured 
 
Fig. 6. External quantum efficiency (EQE) comparison of n-type RJ PERT cells with varying wafer thickness to 180 and 125 μm 
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The 125Pm-thick cell showed lower Jsc and FF than that of conventional thickness as shown in Table. 1. Less 
light absorption characteristics of the cells with thickness 125Pm in long wavelength over 1000nm was observed in 
Fig.6 because of the thinner wafer.  21% efficient n-RJ-PERT cell with 125Pm was achieved by boron emitter 
improvement of lower J0e and emitter sheet resistance. We expect further improvement will be attained by 
fabricating transparent boron emitter. 
5. Conclusion 
We investigated boron emitter formation conditions in BSG deposition by APCVD, as well as in furnace tube 
anneal. Reaction gas of B2H6 for BSG in APCVD had a great effect on J0e and surface boron concentration. And O2 
diluted atmosphere for thermal diffusion was also influential factor for boron emitter characteristics. Additionally, 6” 
n-type wafer qualities deviation by maker and base resistivity and thin wafer related issues were discussed.  
Lastly, we introduced our champion cell results of 21.2% efficient solar cell with 180Pm and 21.0% efficient that 
of 125Pm thickness.  
Acknowledgments 
This work was partly supported by the New & Renewable energy Core Technology Program of the Korea 
Institute of Energy Technology Evaluation and Planning (KETEP), with the financial grant provided by the Ministry 
of Trade, Industry & Energy, Republic of Korea (No. 20133010011780). 
References 
[1] Y.-W. Ok et al. “Ion-implanted and screen-printed large area 20% efficient N-type front junction Si solar cells”, Solar Energy Material Solar 
Cells 123, 92–96 (2014) 
[2]  P. Rothhardt et al. “Codiffused bifacial n-type solar cells (CoBiN)“. Energy Procedia 55, 287 – 294 (2014) 
[3]  I.G. Romijn et al. “Industrail n-type solar cells with > 20% cell efficiency“, China PV technology International conference (CPTIC), 
Shanghai, China, 2013 
[4] H.C. Chang et al. “Improvement on industrial n-type bifacial solar cell with >20.6% efficiency“, Energy Procedia 55, 643-648, (2014) 
[5] F. Duerinckx et al., “Quantifying internal optical losses for 21% n-Si rear junction cells“, 29th European Photovoltaic Solar Energy 
Conference and Exhibition, Netherland, 2014 
[6] V. Mertens et al., “Large area n-type Cz double side contact back-junction boron emitter solar cell with 21.3% conversion efficiency“, 28th 
European Photovoltaic Solar Enrgy Conference and Exhibition, France, 2013 
[7] Hallam B, Wenham S, Sugianto A, Mai L, Chong CM, Edwards M, Jordan D, Fath P. “Record large-area p-type Cz production cell efficiency 
of 19.3% based on LDSE technology“, IEEE J Photovolt 1:43-48.(2011) 
[8]  J. Cho et al. “Low-Temperature Oxidation of Phosphorus-Diffused Silicon Sur-faces for the Voltage Improvement of Industrial PERL Solar 
Cells”,  Proceeding of the 23rd Photovoltaic science and engineering conference, Taipei, Taiwan, 2013 
[9] T. Kim et al. “21%-efficient PERL solar cells with Plated Front Contacts on Industrial 156mm p-type Crystalline Silicon Wafers”, Energy 
Procedia 55, 431-438, (2014) 
[10] S. K. Ghandhi, “VLSI fabrication principles : silicon and gallium arsenide”, 2nd Edition, (J. Wiley, New York, 1994). 
[11] F.A. Trumbore, Solid solubilities of impurity elements in germanium and silicon. Bell Syst. Tech. J., 39 205(1960) 
[12] V.E. Borisenko and S.G. Yudin. Steady-state solubility of substitutional impurities in silicon. Phys. Status Solidi. A 101(1) 123(1987) 
[13] P. Rothhardt, “Co-diffusion for bifacial n-type solar cells”, (Ph.D thesis, University of Freiburg, 2004) 
[14] V. Mertensa et al., “Influence of Base Resistivity on Solar Cell Parameters of Double-side Contacted Rear Junction Solar Cells”, Energy 
Procedia 27, 53–58, (2012) 
[15] S. Bordihn et al., “Large area n-type CZ double side contacted back-junction boron emitter solar cell”, 26th European Photovoltaic Solar 
Energy Conference, 2011 
[16] R. Kopecek et al., “Large area screen printed N-type silicon solar cells with rear aluminium emitter: efficiencies exceeding 16%”, 2006 
IEEE 4th World Conference on photovoltaic energy conversion, 2006,  pp1044-1047 
[17] International technology Roadmap for Photovoltaic, pp13,  2014  
 
